



FACULTY OF INFORMATION TECHNOLOGY

COMPUTER SYSTEMS ENGINEERING DEPARTMENT

DIGITAL ELECTRONICS AND COMPUTER ORGANIZATION LAB (ENCS 211)

Report - Experiment VIII

VERILOG: PART II

**Prepared for: Ms. Bayan Nimer
Teaching Assistant: Mus'ab B'airat**

**Student Name: Baibers Qasem
Student Number: 1082092**

Due to: 2-12-2013

4-Bit Counter: The counter has two inputs; Clock (clk), Reset (rst) and one output (count).


Counter Project:

counter.v

Compilation Report - Flow Summary

```
1 module counter( clk , rst , count );
2   input clk , rst ;
3   //declaring the inputs
4   output [3:0] count ;
5   //declaring the output
6   reg [3:0] count ;
7   always @ (posedge clk or negedge rst )
8     if (~rst)
9       count = 4'b0000;
10    else
11      count = count + 1 ;
12    // keep adding 1 to count unless reset = 0
13  endmodule
14 //ending the module ! |
```

Functional Simulation:



Default Symbol:

